Homework Answers
Per policy, I can answer only one question at a time. Solution
to your first question is given below. First we will calculate the
execution time for 2M instructions for both CPUs respectively. CPU
with higher value of MIPS must be selected.
Add Answer to:
CASE II AziTech is considering the design of a new CPU for its new model of...
AziTech is considering the design of a new CPU for its new model of computer systems...
AziTech is considering the design of a new CPU for its new model of computer systems for 2021. It is considering choosing between two (2) CPU (CPUA and CPUB) implementations based on their performance. Both CPU are expected to have the same instruction set architecture. CPUA has a clock cycle time of 60 ns and CPUB has a clock cycle time of 75 ns. The same number of a particular instruction type is expected to be executed on both CPUs...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...
Page 2 SECTIONA (a) To improve the performance of a computer, a new design aims to raise the overall system speed by 1.5 times of the original version It is known that the system performance effi...
Page 2 SECTIONA (a) To improve the performance of a computer, a new design aims to raise the overall system speed by 1.5 times of the original version It is known that the system performance efficiency is contributed to by both CPU (40%) and memory (60%). In the new design, only the CPU can be changed By using Amdahl's law, calculate how much faster the new CPU must perform to meet the overall speed-up requirement. (6 marks) b) In the...
Design and implement a C Language program that measures the performance of given processors. There are...
Design and implement a C Language program that measures the
performance of given processors.
There are several metrics that measure the performance of a
processor. We will be using the following 3 measures:
1.CPI (clock cycles per instruction) = #clock cycles
/#instructions
2.CPU execution time = #instructions x CPI x clock cycle time
.
cylce time = 1/CPU clock rate in hertz units
3.MIPS (mega instructions per second)= #instrucrions/ CPU X
1000000
Typically, processors’ performance is measured using a wide...
1. (6 Marks) Using the single bus architecture provided below (as seen in class also), write the ...
1. (6 Marks) Using the single bus architecture provided below (as seen in class also), write the sequence of micro-code instructions for doing the following tasks (as given by points a), b) and c)). You do not have to worry about timing in this question. For memory reads/writes, assume the operation finishes in 1 clock cyclıe (no timing issues). For each micro-code you provide, comment on what you are accomplishing The following table gives ALU functions operating on numbers in...
I need help with 2,3,4 please 1. Design a sequential circuit for a vending machine controller...
I need help with 2,3,4 please
1. Design a sequential circuit for a vending machine controller where a product sells for 30 cents, and the machine takes quarters, and dimes only. It also releases 5 cents, 15 cents and 20 cents for changes. Show the complete design using D-FFs including the Transition Diagram, Transition Table and combinational circuits. 2. Carry out a step by step procedure of Booth algorithm in multiplying the two 6-bit2's complement numbers: a. Multiplicand: 010011 Multiplier:...
26. The is a group of bits that tells the computer to perform a specific operation...
26. The is a group of bits that tells the computer to perform a specific operation A). program counter B). Opcode C). register D). microoperation 27. A condition called occurs in unsigned binary representation of a number when the result of an arithmetic operation is outside the range of allowable precision for the given number of bits. A). underflow B). 2's complement C). overflow D) bitwise complement 28. An iteration of the fetch-decode-execute cycle includes which of the following events?...
Consider a standard 5-stage MIPS pipeline of the type discussed during the class sessions: IF- ID-EX-M-WB....
Consider a standard 5-stage MIPS pipeline of the type discussed
during the class sessions: IF-
ID-EX-M-WB.
Assume that forwarding is not implemented and only the hazard
detection and stall logic is
implemented so that all data dependencies are handled by having the
pipeline stall until the
register fetch will result in the correct data being fetched.
Furthermore, assume that the memory is written/updated in the first
half of the clock cycle
(i.e. on the rising edge of the clock) and...
T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM proc...
T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM processor instructions, one but not both operands can come from main T F In the ARM processor, a single load/store instruction T F It is possible for a microprocessor to use a virtual TCache memory is typically much faster and much larger than main memory...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...
Page 2 SECTIONA (a) To improve the performance of a computer, a new design aims to raise the overall system speed by 1.5 times of the original version It is known that the system performance efficiency is contributed to by both CPU (40%) and memory (60%). In the new design, only the CPU can be changed By using Amdahl's law, calculate how much faster the new CPU must perform to meet the overall speed-up requirement. (6 marks) b) In the...
Design and implement a C Language program that measures the
performance of given processors.
There are several metrics that measure the performance of a
processor. We will be using the following 3 measures:
1.CPI (clock cycles per instruction) = #clock cycles
/#instructions
2.CPU execution time = #instructions x CPI x clock cycle time
.
cylce time = 1/CPU clock rate in hertz units
3.MIPS (mega instructions per second)= #instrucrions/ CPU X
1000000
Typically, processors’ performance is measured using a wide...
1. (6 Marks) Using the single bus architecture provided below (as seen in class also), write the sequence of micro-code instructions for doing the following tasks (as given by points a), b) and c)). You do not have to worry about timing in this question. For memory reads/writes, assume the operation finishes in 1 clock cyclıe (no timing issues). For each micro-code you provide, comment on what you are accomplishing The following table gives ALU functions operating on numbers in...
I need help with 2,3,4 please
1. Design a sequential circuit for a vending machine controller where a product sells for 30 cents, and the machine takes quarters, and dimes only. It also releases 5 cents, 15 cents and 20 cents for changes. Show the complete design using D-FFs including the Transition Diagram, Transition Table and combinational circuits. 2. Carry out a step by step procedure of Booth algorithm in multiplying the two 6-bit2's complement numbers: a. Multiplicand: 010011 Multiplier:...
26. The is a group of bits that tells the computer to perform a specific operation A). program counter B). Opcode C). register D). microoperation 27. A condition called occurs in unsigned binary representation of a number when the result of an arithmetic operation is outside the range of allowable precision for the given number of bits. A). underflow B). 2's complement C). overflow D) bitwise complement 28. An iteration of the fetch-decode-execute cycle includes which of the following events?...
Consider a standard 5-stage MIPS pipeline of the type discussed
during the class sessions: IF-
ID-EX-M-WB.
Assume that forwarding is not implemented and only the hazard
detection and stall logic is
implemented so that all data dependencies are handled by having the
pipeline stall until the
register fetch will result in the correct data being fetched.
Furthermore, assume that the memory is written/updated in the first
half of the clock cycle
(i.e. on the rising edge of the clock) and...
T F Xilinx's SDK assembler supports both FOR statements, but not wHILE statements T F In the ARM processor, immediate operands are stored in data memory, and not in the opcode T F In ARM processor instructions, one but not both operands can come from main T F In the ARM processor, a single load/store instruction T F It is possible for a microprocessor to use a virtual TCache memory is typically much faster and much larger than main memory...
Most questions answered within 3 hours.
-
B. If compound Y has approximately the same values of solubility
in toluene as compound X,...
asked 43 minutes ago -
Oscar Inc. has inventory in Japan valued at 39,051,000 Yen one
year ago. One year ago...
asked 50 minutes ago -
If Canada suffered from "fundamental disequilibrium," and its
government choose not to devalue its currency, a...
asked 58 minutes ago -
4. How many input & output Key Value Pairs are passed into,
and emitted out of...
asked 54 minutes ago -
Why would your heart not function well if constructed of
skeletal muscle? What is the particular...
asked 1 hour ago -
Please respond to this essay question in full essay form for
Chemistry 1102 Organic and Biochemistry:...
asked 1 hour ago -
Determine the head loss and velocity of flow in a water supply main
of 15.0 cm...
asked 1 hour ago -
A marketing executive who knowingly authorizes a shoddy
defective product to be brought to market is...
asked 1 hour ago -
Write a psudocode:
1. Define a function called authorize that takes in 2 strings,
uName, and...
asked 1 hour ago -
What Hall voltage (in mV) is produced by a 0.180 T field applied
across a 2.60...
asked 1 hour ago -
What mass of ethylene glycol (C2H6O2) must be added to 211.0 g
of water to obtain...
asked 1 hour ago -
Mary's employer has a defined benefits retirement plan, which
pay 3.2% of her last year's salary...
asked 1 hour ago