Solution:
4.7 .1)
The instruction word is
\(\begin{array}{lllll}1010 & 1100 & 0110 & 0010 & 0000\end{array}\)
0100
Sign extend:
The instruction takes least significant 16 bit and extends to 32 bit.
Lowest 16 bits are
0000000000010100
Extend it to 32 bits
\(\begin{array}{llllllll}0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0001 & 0100\end{array}\)
Shift left 2
The instruction takes the least significant 26 bits and expands by it to 28 bits by shifting two values.
The lower 26 bits of the instruction is
00011000100000000000010100
Expand to 28 bits by shift left 2
$$ \begin{array}{|l|llllllll|} \hline \text { Sign extend } & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0001 & 0100 \\ \hline \text { Shift left 2 } & 0001 & 1000 & 1000 & 0000 & 0000 & 0101 & 0000 & \\ \hline \end{array} $$
4.7 .2)
ALUOp :
ALUOp is the least significant 2 bits.
The least significant 2 bits of the instruction is 00
Instruction:
Instructions is the least significant 6 bits
The least significant 6 bits of the instruction is
010100
$$ \begin{array}{|l|l|} \hline \text { ALUOp } & 00 \\ \hline \text { Instruction } & 010100 \\ \hline \end{array} $$
4.7 .3)
The new \(\mathrm{PC}\) address is
\(\mathrm{PC}=\mathrm{PC}+4\)
Path:
From \(\mathrm{PC}\) to \(\mathrm{Add}(\mathrm{PC}+4)\) that add 4 to the \(\mathrm{PC}\) value which branch to \(\mathrm{MUX}\), after that jump to MUX and then to \(\mathrm{PC}\).
\(4.7 .4)\)
Write Register MUX:
2 Or 0 , since write registers are not used. Here the value is stored to memory.
ALU MUX:
Immediate register is used. The sign extend is \(\begin{array}{llllllll}0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0001 & 0100\end{array}\)
So the ALU MUX value is 20
Branch and Jump MUX:
Used for incrementing the \(\mathrm{PC}\) addresses. So they have value \(\mathrm{PC}+4\)
ALU/Mem MUX:
since write registers are not used, it have don't care values \(\mathrm{X}\).
$$ \begin{array}{|l|l|l|l|l|} \hline \text { WriteRegisterMux } & \begin{array}{l} \text { ALU/Mem } \\ \text { Mux } \end{array} & \text { Branch Mux } & \text { Jump Mux } & \text { ALU Mux } \\ \hline 2 \text { or } 0 & \mathrm{X} & \mathrm{PC}+4 & \mathrm{PC}+4 & 20 \\ \hline \end{array} $$
4.7 .5)
ALU Unit:
For ALU one of the input is read the first register which is 0011 (3) and register 3 has value -3 and the other input is extended 16 bit sign bit that is \(20 .\)
Add (Branch Unit):
One input is \(\mathrm{PC}+4\) and the other input is 16 bit extended sign bit that is 20 shifted left \(2,\) so the value is \(20^{*} 4=80\).
Add \((P C):\)
One of the inputs is \(\mathrm{PC}\) and other input is 4
$$ \begin{array}{|l|l|l|} \hline \text { ALU Unit: } & \text { Add (Branch Unit): } & \text { Add (PC): } \\ \hline-3 \text { and } 20 & \text { PC+4 and } 80 & \text { PC and } 4 \\ \hline \end{array} $$
4.7 .6)
Read Register 1 :
Bit number \(25-21: 0011 \rightarrow 3\)
Read Register 2 :
Bit number \(20-16: 0010 \rightarrow 2\)
Write Register and Write Data:
since the instruction is store, there is no register write operation. so they have don't care values
RegWrite:
No register write operation. So the value is 0
$$ \begin{array}{|l|l|l|l|l|} \hline \text { Read Register } \mathbf{l} & \text { Read Register 2 } & \text { Write Data } & \begin{array}{l} \text { Write } \\ \text { Register } \end{array} & \text { RegWrite } \\ \hline 3 & 2 & \mathrm{X} & \mathrm{X}(2 \text { or } 0) & 0 \\ \hline \end{array} $$
In this exercise we examine in detail how an instruction is executed in a single-cycle datapath. Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word: 10101100011000100000000000010100. Assume tha
In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies: IF | ID | EX | MEMIwB 200ps 400ps 150ps 250ps 200ps Also, assume that instructions executed by the processor are broken down as follows: alu beqIwSW 45% 20% 20% 15% 3.1 What is the clock cycle time in a pipelined and non-pipelined processor? 3.2 What is the total latency...
In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies: [17pts] 3. IF ID EEX MEM | WB 250ps 350ps 150ps300ps200ps a. what is the clock cycle time in a pipelined and non-pipelined (ie, single cycle) processor? what is the total latency of one lw instruction in a pipelined and non-pipelined (i.e., single cycle) processor? b. What is the total...
This is vhdl code can you please explain how they got the answer? How many sor following instructions are executed by the MIPS single-cycle per instruction processor from class proces cycles will it elelt take for this processor's program counter to reach the "nop" instruction? To get credit explain how the cycles are accountecd andi $3, $3,0 andi $2, $2,0 addi $2, $2, 20 : initialize to O ; clear reg. ;loop bound ;load x(i) to R15 ; load yi)...
A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 10 cycles Arithmetic Instructions 65% 6 cycles Branch instructions 10% 4 cycles (a) Calculate the CPI for the above benchmark. (b) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new...
4. (10 pts) The following MIPS single-cycle datapath cannot perform Divide instruction. Indicate any changes to the datapath that must be done in order to support Div instruction, e.g., adding extra wires, extra logic gates, extra registers, etc. Do your modification on the following figure if necessary, and show the dataflow for this instruction using dash lines on the modified figure. Also show the values of the corresponding control signals in the following table and add new control signals to...
4.10 In this exercise, we examine how resource hazards, control hazards, and Instruction Set Architecture (ISA) design can affect pipelined execution. Problems in this exercise refer to the following fragment of MIPS code: sw r16,12(r6) lw r16,8(r6) beq r5,r4,Label # Assume r5!=r4 add r5,r1,r4 slt r5,r15,r4 Assume that individual pipeline stages have the following latencies: (NOTE THESE ARE DIFFERENT VALUES THAN THE ONES IN OTHER SIMILAR QUESTIONS) IF ID EX MEM WB 250ps 100ps 175ps 150ps 200ps 4.10.4 [10] <ยง4.5>...
how do i calculate the t statistic? Assume we know the following for a two-tailed, single-sample / test at p level of 0.05 for the starting salaries of recent college graduates in Texas: u=$48,400, N-117, M=$47,375, S-$4400 a. b. a. b. Calculate the t statistic Calculate a 95% confidence interval.
1. (5 pts.) What is the length of a single cycle, or wave, of the LI signal? 2. (5 pts.) Which of the following is not contained in in the Navigation Code? (a) Ionospheric data (b) Receiver clock correction (c) Doppler constant (d) Ephemeris 3. (5 pts.) That part of the Navigation Code which allows derivation of the satellite's position and velocity is called the 4. (5 pts.) Solution of four unknowns is required to position a GPS receiver. What...
Suppose we have developed new versions of a processor with the following characteristics: Version Voltage 1.5 V 1.2V Clock rate 2.4 GHz 3GHZ a) How much has the capacitive load varied between versions if the dynamic power has been reduced by 15%? Assuming that the capacitive load of version 2 is 70% the capacitive load of version 1, find the new voltage value for version 2 if the dynamic power of version 2 is reduced by 35% from version 1....
Problems in this question refer to the following sequence of instructions: I1 w $%16, -100 ($6) I2: 1w $4, 8 ($16) I3: add $5, $4, $4 Also, assume the following cycle times for each of the options related to forwarding: With ALU-ALU Forwarding Only 220ps With Full Forwarding 240ps Without Forwarding 180ps 4. (1096) What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speedup achieved by adding full forwarding to...