Question



Answers are at the end of the chapter 1. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be (a) set (b) reset (c) invalid (d) clear 2. The invalid state of an S-R latch occurs when (c) S 1,R-1 (d) S-0, R-O 3. For a gated D latch, the output always equals the D input (a) before the enable pulse (b) during the enable pulse (c) immediately after the enable pulse (d) answers (b) and (e) 4. Like the latch, the flip-flop belongs to a category of logic circuits known as (a) monostable multivibrators (b) bistable multivibrators (c) astable multivibrators (d) one-shots 5. The purpose of the clock input to a flip-flop is to (a) clear the device (b) set the device (c) always cause the output to change states (d) cause the output to assume a state dependent on the controlling (J-K or D) inputs. 6. For an edge-triggered D flip-flop, (a) a change in the state of the flip-flop can occur only at a clock pulse edge (b) the state that the flip-flop goes to depends on the D input (e) the output follows the input at each clock pulse (d) all of these answers 7. A feature that distinguishes the J-K flip-flop from the D flip-flop is the (a) toggle condition (c) type of clock (b) preset input (d) clear input 8. A flip-flop is in the toggle condition when (b) J-1,K-1 (a) J-1,K-0 9. A J-K flip-flop withJ 1 and K 1 has a 10 kHz clock input. The Q output is (a) constantly HIGH (c) a 10 kHz square wave (b) constantly LOW (d) a 5 kHz square wave 10. A one-shot is a type of (a) monostable multivibrator (c) timer (e) answers (b) and (c) (b) astable multivibrator (d) answers (a) and (c)
11. The output pulse width of a nonretriggerable one-shot depends on (a) the trigger intervals (c) a resistor and capacitor (b) the supply voltage (d) the threshold voltage 12. An astable multivibrator (a) requires a periodic trigger input (c) is an oscillator (e) answers (a), (b), (c), and (d (b) has no stable state (d) produces a periodic pulse output (0 answers (b). (c). and (d) onlv
0 0
Add a comment Improve this question Transcribed image text
Know the answer?
Add Answer to:
Answers are at the end of the chapter 1. If an S-R latch has a 1...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • QUESTION 7 A master slave flip flop behaves similarly to a clocked latch, except that the...

    QUESTION 7 A master slave flip flop behaves similarly to a clocked latch, except that the latches output can change only near the rising edge of the clock True False QUESTION 8 Assuming zero setup and hold times, clocked latches and flip-flops produce the same outputs as long as the inputs do not change while the clock is asserted True False QUESTIONS An edge-triggered D flip-flop requires more internal gates than a similar device constructed from a J-K master-slave flip...

  • a) (5 marks) Explain the difference between a latch, a gated latch and a flip flop....

    a) (5 marks) Explain the difference between a latch, a gated latch and a flip flop. b) (5 marks) A gated SR latch has the following schematic diagram CLK a) Draw a timing diagram showing the Q and Q outputs for the following sequence of inputs: CLK R Assume that the initial state of the outputs is Q 0 and Q 1 c) (5 marks) Draw a schematic diagram for a rising edge-triggered master-slave D flip- flop built using two...

  • 23. A J-K flip-flop has a l on the J input and a 0 on the...

    23. A J-K flip-flop has a l on the J input and a 0 on the K input. What state is the flip-flop in? (a) Q=1,0-0 (b) Q-1, Q-1 (c) Q-0,Q 1 (d) Q-0,Q-0 -24. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when (a) the clock pulse is LOW (b) the clock pulse is HIGH (c) the clock pulse transitions from LOW to HIGH (d) the clock pulse transitions from HIGH to LOW 25. The...

  • 1. Consider the astable multivibrator circuit given in Fig. 4.6 with C 100 nF and Vcc-5...

    1. Consider the astable multivibrator circuit given in Fig. 4.6 with C 100 nF and Vcc-5 V Reset Discharge 555 Output Threshold Trigger Ground Fig. 4.6. Astable Multivibrator 555 IC Determine the values of the resistors RA and RB to set f-1 kHz and duty cycle-60 % 2. Now consider the monostable circuit of Fig. 4.7. Assume RA 100 k2. Reset Discharge Threshold 555 Output Trigger Ground 0 in Fig. 4.7. Monostable Multivibrator 555 IC Determine C to get a...

  • A sequential circuit’s output ____. A. is dependent only on the present combination of input values...

    A sequential circuit’s output ____. A. is dependent only on the present combination of input values B. is dependent on the present and the past sequence of input values C. creates a steady and predictable value for all input values D. counts the number of changes that have been made to the input values The next value for an SR-Latch when s = 0, r = 1 is _____. A. 0 B. the previously-stored bit C. 1 D. unknown If...

  • 1. (10) Which of the following describes the operation of a positive edge-triggered D flip-lop? A...

    logic circuit 1. (10) Which of the following describes the operation of a positive edge-triggered D flip-lop? A. If both inputs are HIGH, the output will toggle. B. The output will follow the input on the leading edge of the clock. C. when both inputs are LOW, an invalid state exists. D. The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock. Answer...

  • Done 01. When an inverter is placed between both inputs of an SR. flip-lop, the resulting flip-fo...

    digital system solve Q3andQ4 Done 01. When an inverter is placed between both inputs of an SR. flip-lop, the resulting flip-fop is a (a) JK flip-flop (b) T flip-lop (c) Master Slave JK flip-flop (d) D flip-flop 02. A D flip-flop utilizing a Positive-Giate-Triggered (PGT) Clock is in the CLEAR" stae Which of the following input actions will cause it to change states? NGT stands for Negative-Gate-Triggered (a) CLOCK-NGT, D-O (b) CLOCK-PGT, D- (c) CLOCK- NGT: D- (d) CLOCK- PGT,...

  • Part 1: Transparent D Latch .Build the D latch using basic gates as shown in Figure...

    Part 1: Transparent D Latch .Build the D latch using basic gates as shown in Figure 3, then complete the corresponding table and output waveforms Clock Figure 1: D Flip Flop using basic gates CLOCK D QQState oc Figure 2 2. Disassemble the above circuit then using one of the D latches of the 74LS75 Quad D latch IC to verify your previous table results. To enable the D latches of this IC, the Enable inputs must be (high or...

  • 4.19 Describe how the unstable condition S= R=1 is avoided in the storage latch of the...

    4.19 Describe how the unstable condition S= R=1 is avoided in the storage latch of the following: (a) D latch (c) T flip-flop (b) JK flip-flop

  • Draw the gate level circuit schematic of a D flip-flop and a T flip-flop based on the cross-coupled NAND latch. Briefly discuss the timing behavior of a D flip-flop, a T flip-flop and a latch. (a) (8...

    Draw the gate level circuit schematic of a D flip-flop and a T flip-flop based on the cross-coupled NAND latch. Briefly discuss the timing behavior of a D flip-flop, a T flip-flop and a latch. (a) (8 Marks) circuit has three inputs, S, C and C2. S is the control input. When S-O, the circuit behaves like a D flip-flop, and when S-1, the circuit behaves like a T flip-flop. The input characteristics of the circuit are tabulated in Table...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT