Question

Computer Architecture-

The hypothetical machine of figure 3.4 has two instructions:

1100 = load AC from I/O

1110 = Store AC to I/O

In these cases, the 12-bit address identifies a particular I/O device. Show the program execution (using the format of figure 3.5) for the following program:

1. Load AC from device 8

2. Add contents of memory location 940

3. Store AC to device 9

Assume the next value retrieved from device 8 is 3 and location 940 has a value of 2

Screenshot 2022-03-19 165032.pngScreenshot 2022-03-19 165014.png



0 0
Add a comment Improve this question Transcribed image text
Answer #1

The picture is not clear???

answered by: 1111112Abdullah
Add a comment
Know the answer?
Add Answer to:
Computer Architecture-
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • The hypothetical machine of Figure 3.4 also has two I/O instructions:0011 = Load AC from I/O0111...

    The hypothetical machine of Figure 3.4 also has two I/O instructions:0011 = Load AC from I/O0111 = Store AC to I/OIn these cases, the 12-bit address identifies a particular I/O device. Show the program execution (using the format of Figure 3.5) for the following program:1. Load AC from device 5.2.  Add contents of memory location 940.3.  Store AC to device 6.Assume that the next value retrieved fromdevice 5 is 3 and that location 940 contains a value of 2.Example of Program...

  • The hypothetical machine of Figure 3.4 has two I/O instructions: 0011 = Load AC from I/O...

    The hypothetical machine of Figure 3.4 has two I/O instructions: 0011 = Load AC from I/O 0111 = Store AC to I/O In these cases, the 12-bit address identifies a particular I/O device. Show the program execution (using the format of Figure 3.5) for the following program: 1. Load AC from device 5. 2. Add contents of memory location 940. 3. Store AC to device 6. Assume that the next value retrieved from device 5 is 3 and that location...

  • Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity...

    Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity SAR Op, Quantity Shift Arithmetic Right on Op for Quantity SHR Op Quanti AND X, Y OR X, Y XOR X, Y NOT X LOADR, A LOAD R, (A STORE R, A STORE R, (A Description Move data from Y to X Exchange Op1 with Op2...

  • Consider a hypothetical computer with an instruction set of only two n-but instructions. The firs...

    Consider a hypothetical computer with an instruction set of only two n-but instructions. The first bit specifies the opcode, and the remaining bits specify one of the 2-1 n-bit words of main memory. The two instructions are as follows: SUBS X: Subtract the contents of location X from the accumulator, and store the result in location X and the accumulator JUMP X: Place address X in Program Counter A word in memory may contain either an instruction or a binary...

  • Consider a hypothetical computer with an instruction set of only two n-bit instruc- tions.The first bit...

    Consider a hypothetical computer with an instruction set of only two n-bit instruc- tions.The first bit specifies the opcode, and the remaining bits specify one of the 2-1 n-bit words of main memory. The two instructions are as follows: 12.7 SUBS X Subtract the contents of location X from the accumulator, and store the result in location X and the accumulator. Place address X in the program counter JUMPX A word in main memory may contain either an instruction or...

  • High-level computer languages are created to be understood by humans. As a result, the keywords and...

    High-level computer languages are created to be understood by humans. As a result, the keywords and the commands of these languages are easy to understand. Machine languages are harder to understand and operate. For this assignment, you should assume that the memory cells at addresses F0 to F9 are in the machine described in FIGURE 1, and that it contains the hexadecimal bit patterns described in the following table. Note: Each memory address contains 2 values that must be used...

  • Write 8085 microprocessor instructions for the following (ii) write the 8085 instructions to: 1. Load 90H...

    Write 8085 microprocessor instructions for the following (ii) write the 8085 instructions to: 1. Load 90H in the accumulator. 2. Add 32H to the contents of accumulator. 3. Initialize stack pointer to FF00H. 4. Rotate accumulator left through carry 5. Store the contents of the accumulator into memory location E500H. 6. Transfer the program control to memory location D500H if carry flag is set. 7. Complement the content of the accumulator 8. Stop program execution

  • MARIE Assembly Code Problem For the following problem, please create new MARIE instructions by pr...

    MARIE Assembly Code Problem For the following problem, please create new MARIE instructions by providing the full MARIE RTN (register transfer notation) for the described operation. Your answer should include the fetch, decode, operand fetch (if necessary), execution and store result (if necessary) stages. When you see X in these instructions, this is a main memory address (the last 12 bits of the 16-bit instruction) – refer to this as IR[11..0] and not X. Problem: LoadZero X – this is...

  • Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses...

    Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses isolated I/O. It has: 1128 bytes of PROM starting at address 00H (H meaning in hexadecimal) constructed usin ( one 64x8 chip and multiple 32x2 chips; g (2) 96 bytes of RAM constructed 32x4 chips; (3) an output device with a READY signal at address ABH; (4) an input device with a READY signal at address CDH; (5) a bidirectional input/output device with a...

  • Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...

    Consider a hypothetical microprocessor generating a 16-bit address (for example, assumethat the program counter and the address registers are 16 bits wide) and havinga 16-bit data bus.a. What is the maximum memory address space that the processor can access directlyif it is connected to a “16-bit memory”?b. What is the maximum memory address space that the processor can access directlyif it is connected to an “8-bit memory”?c. What architectural features will allow this microprocessor to access a separate“I/O space”?d. If...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT