Given a single cycle datapath processor with a single stuck-at-1 fault at the ALUSrc control signal (i.e. regardless of...
Given a single cycle datapath processor with a single stuck-at-1 fault at the ALUSrc control signal (i.e. regardless of what it should be, the signal is always one) which of the following instructions will FAIL? (mark ALL that will FAIL)
a) lw
b) sw
c) add
d) ori
e) beq
f) J
Homework Answers
ALUSrc control signal helps in selecting the second input ( either from register or immediate value)
If ALUSrc =0 ---> takes the second input from register
ALUSrc =1 ---> takes the second input from the sign-extended immediate field of the instruction
Given a single cycle datapath processor with a single stuck-at-1 fault at the ALUSrc control signal, it will always select sign-extended immediate field of the instruction as the second input.
=> whichever instructions that does not operate of immediate values will fail
- add instruction will fail as it takes two registers as source operand
- beq instruction will fail as it takes two registers as source operand
Add Answer to:
Given a single cycle datapath processor with a single stuck-at-1 fault at the ALUSrc control signal (i.e. regardless of...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for a special R-type instruction jlr Jump and Link Register) to the single-cycle datapath below. Though this is an R-type instruction, but it is a special one that has the opcode being 000001 (instead of 000000), so the control unit will be able to differentiate this jlr instruction from the other R-type instructions and generate a special set of controls for this instruction. Opcode rs...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write da...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write data RegWrite Read ALU operation MemWrite data 1 MemtoReg Zero ALU ALUAddresS data Instruction Registers Read Read Instruction MI IMI memory WriteData data memory 16 Sign- MemRead extend 3, (4 points) For question#2, in the datapath as shown in Fig. 1, assume that one of the following control signals has a stuch-at-0 fault, meaning that the signal is always 0, regardless of its...
1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...
1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between the instructions above by drawing arrows between dependent instructions (only show true/data dependencies). a. Assuming forwarding support, in what cycle would the store instruction write back to memory? Show the cycle by cycle execution of the instructions as they execute in the pipeline. Also, show any stalls...
Given the following MIPS code segment, at the given decimal byte addresses executing on a single cycle datapath: St...
Given the following MIPS code segment, at the given decimal byte addresses executing on a single cycle datapath: St5, $t6, next first: beq 800 $t1, $s1, $s2 804- add 808 first St1, 4 (St3) 812 next: a) List the exact bit values (including the correct number of bits - e.g. do not omit any leading zeros) that will be sent to the sign extender when the BEQ instruction is executing. List the exact bit values (including the correct number of...
The answer to the table given by teacher is: RegDst-0 Jump-x Branch-1 MemRead-1 MemtoReg-x ALUop-1 MemWrite-x...
The answer to the table given by teacher is:
RegDst-0
Jump-x
Branch-1
MemRead-1
MemtoReg-x
ALUop-1
MemWrite-x
ALUSrc-1 (not sure about this one, please give your answer)
RegWrite-x
x means the signal cannot be set in this instruction.
Could you explain the answer in details?
5. (35 points) We wish to add the single cycle datapath and control. Add an a new instruction im Gump memory) to page. This necessary datapaths and control signals to the attached figure on next new...
Q4: Answer the following questions. [7 Marks] The single cycle implementation of MIPS is as shown...
Q4: Answer the following questions. [7 Marks] The single cycle implementation of MIPS is as shown below. Answer the following questions with reference to "beq $S1, $S2, 8H” instruction. Assume that the contents of the registers S1 = 10 H, S2 = 10H, and PC = 16H, pointing to the instruction under consideration. 1. What is the addressing mode of the instruction? [1] ii. Which part of the instruction format, address of S1 and S2 are stored? [1] 111. What...
There is an example below Now that everything is working you can try the following exercises. To complete them you wi...
There is an example below
Now that everything is working you can try the following exercises. To complete them you will need to refer to the documentation in Appendix A The MiteASM Assembler and Appendix B The MiteFPGA Processor. Write an assembly language program for an over counter for a cricket umpire. This should 1. display a count on the 7-segment display. The count should increase by 1 when button 0 is pressed. It should reset to 0 when button...
Group Project 1 The Micro-1 Processor Simulation <Micro-1 Computer> Here's the organization of a computer equipped...
Group Project 1 The Micro-1 Processor Simulation <Micro-1 Computer> Here's the organization of a computer equipped with a Micro-1 processor Memory contains an array of integer cells: int cell[] = new int[CAP]; where CAP is the capacity of memory. Initially this is set to 256. Internally, the Micro-1 processor is equipped with eight 32-bit data/address registers and two 32 bit control registers: PC, the program counter, contains the address of the next instruction to execute. IR, the instruction register, contains...
Use program control statements in the following exercises: Question 1 . Write pseudocode for the following:...
Use program control statements in the following exercises: Question 1 . Write pseudocode for the following: • Input a time in seconds. • Convert this time to hours, minutes, and seconds and print the result as shown in the following example: 2 300 seconds converts to 0 hours, 38 minutes, 20 seconds. Question 2. The voting for a company chairperson is recorded by entering the numbers 1 to 5 at the keyboard, depending on which of the five candidates secured...
Question 4: Single Cycle Datapath Control (15 points) We wish to add the hardware support for a special R-type instruction jlr Jump and Link Register) to the single-cycle datapath below. Though this is an R-type instruction, but it is a special one that has the opcode being 000001 (instead of 000000), so the control unit will be able to differentiate this jlr instruction from the other R-type instructions and generate a special set of controls for this instruction. Opcode rs...
PCSrc Add ALU Add result Shift left 2 Read register 1Read Read register 2 Write register Write data RegWrite Read ALU operation MemWrite data 1 MemtoReg Zero ALU ALUAddresS data Instruction Registers Read Read Instruction MI IMI memory WriteData data memory 16 Sign- MemRead extend 3, (4 points) For question#2, in the datapath as shown in Fig. 1, assume that one of the following control signals has a stuch-at-0 fault, meaning that the signal is always 0, regardless of its...
1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between the instructions above by drawing arrows between dependent instructions (only show true/data dependencies). a. Assuming forwarding support, in what cycle would the store instruction write back to memory? Show the cycle by cycle execution of the instructions as they execute in the pipeline. Also, show any stalls...
Given the following MIPS code segment, at the given decimal byte addresses executing on a single cycle datapath: St5, $t6, next first: beq 800 $t1, $s1, $s2 804- add 808 first St1, 4 (St3) 812 next: a) List the exact bit values (including the correct number of bits - e.g. do not omit any leading zeros) that will be sent to the sign extender when the BEQ instruction is executing. List the exact bit values (including the correct number of...
The answer to the table given by teacher is:
RegDst-0
Jump-x
Branch-1
MemRead-1
MemtoReg-x
ALUop-1
MemWrite-x
ALUSrc-1 (not sure about this one, please give your answer)
RegWrite-x
x means the signal cannot be set in this instruction.
Could you explain the answer in details?
5. (35 points) We wish to add the single cycle datapath and control. Add an a new instruction im Gump memory) to page. This necessary datapaths and control signals to the attached figure on next new...
Q4: Answer the following questions. [7 Marks] The single cycle implementation of MIPS is as shown below. Answer the following questions with reference to "beq $S1, $S2, 8H” instruction. Assume that the contents of the registers S1 = 10 H, S2 = 10H, and PC = 16H, pointing to the instruction under consideration. 1. What is the addressing mode of the instruction? [1] ii. Which part of the instruction format, address of S1 and S2 are stored? [1] 111. What...
There is an example below
Now that everything is working you can try the following exercises. To complete them you will need to refer to the documentation in Appendix A The MiteASM Assembler and Appendix B The MiteFPGA Processor. Write an assembly language program for an over counter for a cricket umpire. This should 1. display a count on the 7-segment display. The count should increase by 1 when button 0 is pressed. It should reset to 0 when button...
Most questions answered within 3 hours.
-
The Problem: The Case of the Harmonizing Vacations
Your CEO is exploring partnering with a European...
asked 45 minutes ago -
A chemical equation is balanced by adding coefficients in front
of some formulas so that the...
asked 44 minutes ago -
From the literature (reference your sources): What are the
lattice parameters of calcite and aragonite? Why...
asked 1 hour ago -
Your system is rejecting the question am asking which is
preceded by a case study. It...
asked 1 hour ago -
3. On January 2, 2000, Larry creates a trust with himself as
trustee. Larry as trustee...
asked 1 hour ago -
A member of the volleyball team spikes the ball. During this
process, she changes the velocity...
asked 1 hour ago -
Are adult gamers less likely to use a gaming console (Xbox,
PlayStation, Wii, etc...) than teen...
asked 2 hours ago -
The University of
Texas recently reported that 43% of college students aged 18-24
would spend their...
asked 2 hours ago -
The length of stay at a specific emergency department in
Phoenix, Arizona, in 2009 had a...
asked 1 hour ago -
. Please give the mechanism for this type of problem. Step by
Step
The toxin that...
asked 1 hour ago -
If you have a 1M stock solution and you want to dilute 1 :10
with water,...
asked 1 hour ago -
In a load instruction, the effective address is obtained by
A) Retriving the address from a...
asked 1 hour ago