ZuoTi.Pro
Question

1) Using Verilog behavioral modeling, describe an n-bit circuit that has four n-bit unsigned inputs A B, C, and D, and two co2) Write a test bench and simulate your circuit with the following input values (set n-4). Print the [20 marks] simulation re

1) Using Verilog behavioral modeling, describe an n-bit circuit that has four n-bit unsigned inputs A B, C, and D, and two control inputs C1, and CO. The circuit produces an n+1-bit output Y according to the following table: (No delavs) 120 marks CI CO Function 1 Y MAX (A,B,C,D) , i.e. Y equals the maximum of the four inputs 0 | Y 〈 MIN (A,B,C,D), i.e. Y, equals the minimum of the four inputs 1 YAVERAGE (A,B.C,D), i.e. Y equals the (integer) average of the 4 inputs
2) Write a test bench and simulate your circuit with the following input values (set n-4). Print the [20 marks] simulation results and comment on the results of each test value: All Values below are in decimal -> Set A-8, B-12, C-10, D-5, Then C1,CO-(0,0), (0.1), (1,0), and (1,1) -> Set A-5, B-12, C-13, D-7, Then C1,CO-(0,0), (0.1), (1,0), and (1,1)
science   Advanced-Physics   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Siven un signed npats A, 8,e hee se cents uts is cog the ciscuiPduce bit otpt is n+l Cohtain all hese sotenesill roceds assocCơ ISI Ct is -, ỉt has 2 cant seles Ss.is () A6Si fnoduce Avanige bi

0 0
Add a comment
Know the answer?
Add Answer to:
1) Using Verilog behavioral modeling, describe an n-bit circuit that has four n-bit unsigned inpu...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • 1) Using Verilog behavioral modeling, describe an n-bit circuit that has four n-bit unsigned inpu...

    1) Using Verilog behavioral modeling, describe an n-bit circuit that has four n-bit unsigned inputs A B, C, and D, and two control inputs C1, and CO. The circuit produces an n+1-bit output Y according to the following table: (No delavs) 120 marks CI CO Function 1 Y MAX (A,B,C,D) , i.e. Y equals the maximum of the four inputs 0 | Y 〈 MIN (A,B,C,D), i.e. Y, equals the minimum of the four inputs 1 YAVERAGE (A,B.C,D), i.e. Y...

  • A specific type of bit-level manipulation consists in setting or clearing one single bit in a...

    A specific type of bit-level manipulation consists in setting or clearing one single bit in a multi-bit value, given its index and its new value. This operation can be implemented in hardware by a BitSet circuit with the following interface: Input x is a 4-bit value representing the original value. Output y is a 4-bit value representing the modified value, after the bit-set operation. Input index is a 2-bit value, ranging from 0 to 3, indicating the index of the...

  • a) Write a Verilog module that implements a 1-bit partial full adder (PFA). b) Through instantiating...

    a) Write a Verilog module that implements a 1-bit partial full adder (PFA). b) Through instantiating the module in a) plus other logic, implement a 4-bit full adder with Verilog. c) Write a proper test-bench and stimulus, thoroughly test your 4 bit carry lookahead adder. d) Show a waveform snapshot that indicates you adder can correctly compute 0101 + 1101 and show your results.

  • [Paperl (10 pts.) Design a circuit that takes in four 4-bit unsigned numbers, A (A3..Ao), B (B3.....

    [Paperl (10 pts.) Design a circuit that takes in four 4-bit unsigned numbers, A (A3..Ao), B (B3..Bo), C (C3-C), and D (D3..Do) and produces the 6-bit unsigned sum of those numbers. You should use three 4-bit adder blocks (74LS283's), and a minimal number of full adders or half adder build blocks. You should organize your adder circuits to perform as many additions in parallel (at the same time) as possible. Getting started: Write out the columns of addition and see...

  • Please code the following in Verilog: Write the HDL gate-level hierarchical description of a four-bit adder-subtractor...

    Please code the following in Verilog: Write the HDL gate-level hierarchical description of a four-bit adder-subtractor for unsigned binary numbers similar to the following circuit. You can instantiate the four-bit full adder described in the following example code Figure 4.13a, 4-Bit adder-subtractor without overflow Inputs: 4-Bit A, 4-Bit B, and Mode M (0-add/1-subtract) Interfaces: Carry Bits C1, C2, C3 Outputs: Carry C (1 Bit, C4), Sum S (4 bit) Bo A FA FA FA FA module Add half (input a,...

  • number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary...

    number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary numbers. A 2-level circuit that would add two four-bit numbers would have 9 inputs and five outputs. Although a 2-level SOP or POS circuit theoretically would be very fast, it has numerous drawbacks that make it impractical. The design would be very complex in terms of the number of logic gates. The number of inputs for each gate would challenge target technologies. Testing would...

  • 5. (1 pt) Use Verilog port mapping to create a small accumulator-based processor using your 8-bit...

    5. (1 pt) Use Verilog port mapping to create a small accumulator-based processor using your 8-bit register (from problem 4) and your ALU (from problem 1). Connect your register and ALU as follows: a) Connect the output of your ALU to the “D” input of your register b) Connect the "Q" output of your register to the “A” input of your ALU c) The unused/unconnected ports will be overall inputs or outputs to this system. Connect these to the overall...

  • Problem 2. Ripple Carry and Carry Look-ahead Adders For the binary adding circuit that adds n-bit...

    Problem 2. Ripple Carry and Carry Look-ahead Adders For the binary adding circuit that adds n-bit inputs x and y, the following equation gives ci+1 (the carry out bit from the i" position) in terms of the inputs for the ih bit sum x, yi, and ci (the carry-in bit): Letting gi xiyi and pi = xi+yi, this can be expressed as: ci+1 = gi+piCi a) In a ripple carry adder structure, the carry bits are computed sequentially. That is,...

  • C PROGRAM When you print out the old and new bitsets, which are of type unsigned...

    C PROGRAM When you print out the old and new bitsets, which are of type unsigned char, please use the %p control character in the printff statement rather than %x or %d or %c. The compiler will complain, but we don't always listen to them anyway. The difference is it will print the bitset out in hex with a preceeding %0x. unsigned char bitset = 0x14 ; printf("Bitsrt is %p\n", bitset) ; results in Bitset is 0x14, which is what...

  • Please solve the problems from 2_5 Digital system Problem 2 Design a combinational circuit with inputs...

    Please solve the problems from 2_5 Digital system Problem 2 Design a combinational circuit with inputs a, b, c, d and outputs w, x, y, z. Assume that the inputs a, b, c d represent a 4-bit signed number (2s complement). The output is also a signed number in 2s complement which is 5 greater than the input if the input is less than 2, and is 2 less than the input if the input is greater than or equal...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT