Question

Please answer the following questions about paged memory... A) How much space needs to be allocated...

Please answer the following questions about paged memory...

A) How much space needs to be allocated in the minimum and maximum cases for a two-level page table for a machine with a 32-bit virtual memory address, a 1K page size, and which has four times as many inner pages as outer pages? Assume any stored page table value requires 32 bits.

B) For the two-level paging approach above, if a Translation Lookaside Buffer (TLB) is used and can cache both inner and outer page tables, write down the formula for the Effective Access Time (EAT) for a page reference assuming a hit rate of a, a TLB access time of 60 ns and a memory access time of 200 ns. What must a be for EAT=280 ns? Assume that either both page tables are in the TLB or neither are.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Ouler Simce Biide this 29 into caal Park of ll bik RaeCLASSTIME Page No Date0 el oe me

Add a comment
Know the answer?
Add Answer to:
Please answer the following questions about paged memory... A) How much space needs to be allocated...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Number Name 3. Assuming no page fault on a page table access, what is the processor...

    Number Name 3. Assuming no page fault on a page table access, what is the processor memory access time for the system depicted in the above figure, for a physical memory with 50ns read/write times? 4. Now, assume that the memory system has a translation look-aside buffer (TLB). The TLB requires 10 ns to determine a hit or mess. The physical memory system has an access time of 50ns. You may assume that page fault rate for the application is...

  • Address Translation Question [8 points] Suppose a computing system uses paging with a logical add...

    Address Translation Question [8 points] Suppose a computing system uses paging with a logical address of 24 bits and a physical address of 32 bits. The page size is 4KB. Answer each of the following. If an answer is a power of 2, you can leave it in the form of a power of 2. ... 2. [20 points] Memory address translation and TLB performance [8 points] Suppose a computing system uses paging with a logical address of 24 bits...

  • 3. Consider a paging system with the page table in memory. A. If a memory reference takes 100 nanoseconds, how long does...

    3. Consider a paging system with the page table in memory. A. If a memory reference takes 100 nanoseconds, how long does a paged memory reference take? B. If we add TLBs, and 75 percent of all page-table references are found in the TLBs, what is the effective memory reference time? (Assume that finding a page-table entry for the TLBs takes 20 nanoseconds.) C. It takes 750 milliseconds to service a page fault. The page fault rate is .001. What...

  • Consider the following system: Byte addressable 16-bit addresses 256B pages Single level Page Table System The...

    Consider the following system: Byte addressable 16-bit addresses 256B pages Single level Page Table System The system utilizes a fully-associative TLB with 4 entries and an LRU replacement policy. Given the access pattern and timings below, complete the following table. Assume the TLB begins initially empty and the cache is physically addressed NOTE: Access times are not inclusive and components are accessed sequentially. Time to update the TLB is negligible, everything else that needs to be updated will require a...

  • Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How...

    Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How many bits the virtual address contain? How many bits the physical address contain? bs Suppose now that some pages from the process have been brought into main memory as shown in the following figure: Virtual memory Physical memory Page table Frame #...

  • please answer $5 UXIF map in the computer uses direct mapping Question 18 5 pts Suppose...

    please answer $5 UXIF map in the computer uses direct mapping Question 18 5 pts Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main memory addresses and 32 blocks of cache. Suppose also that each block contains 8 bytes. The size of the block offset field is bits, the bits. size of the set field is bits, and the size of the tag field is 5 pts Question 19 Suppose we have a byte-addressable computer...

  • 3. Virtual Memory (20 points) An ISA supports an 8 bit, byte-addressable virtual address space. The...

    3. Virtual Memory (20 points) An ISA supports an 8 bit, byte-addressable virtual address space. The corresponding physical memory has only 256 bytes. Each page contains 32 bytes. A simple, one-level translation scheme is used and the page table resides in physical memory. The initial contents of the frames of physical memory are shown below. VALUE address size 8 bit byte addressable each byte of addressing type memory has its own address 32 B page size physical memory size 256...

  • Main memory has 1,024 bytes, and frames are 32 bits. Assume a portion of main memory,...

    Main memory has 1,024 bytes, and frames are 32 bits. Assume a portion of main memory, and the page table, shown below. The frame numbers in the Page Table are shown as base 10, but all other data in the tables is either binary or hex. A TLB is not used. The virtual address space for each process is 8 pages. The first frame in memory is frame 0, but only a portion of memory is shown (not necessarily that...

  • answer for all questions.... How do modern operating systems solve this? [3 marks] i) This is...

    answer for all questions.... How do modern operating systems solve this? [3 marks] i) This is a snapshot of a page table and a translation look aside buffer (TLB) of an operating system (Assume that these are the only populated entries). Toble 1: Page Table Entry Virtual Page Page Frame Time Loaded Time R bit M bit number Referenced 2 0 60 161 0 1 1 1 130 0 160 1 2 26 162 0 1 30 3 20 163...

  • Each of the following questions is either True or False. Place a T (True) if the...

    Each of the following questions is either True or False. Place a T (True) if the answer is True on the answer sheet beside the question; otherwise place a F (False) if the answer is False on the answer sheet beside the question. 21. Variable-length instructions are easier to decode than fixed-length instructions.       T                                        F 22. Fixed-length instructions always have the same number of operands.       T                                        F 23. The two types of cache write policies are write-through and write-back.       T                                        F 24. When...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT
ADVERTISEMENT