part1
It should have no inputs and four input wires consolidated by a
splitter into one 4-bit output pin.
The outputs should be thought of as four digits of a
binary number. Your circuit should initially output the number 0
(four 0s in a row). Your circuit should cycle through the first six
nonnegative multiples of three (0, 3, 6, ... 12, 15, 0, 3, ...).
Each clock cycle, your circuit should output the next number in
this sequence.
part 2
As a reminder, in part 1, you had to build a circuit
that cycles through the first six nonnegative multiples of three
(0, 3, 6, ... 12, 15, 0, 3, ...). Each clock cycle, your circuit
should output the next number in this sequence. Your output
should be consolidated into one 4-bit output pin (NOT four 1-bit
output pins).
As a next step, add a reset wire to your circuit from
part 1. This should be in the form of a single input bit called R
(for reset). If R is a 1, the next number your circuit outputs
should be a 0 (four 0s in a row), regardless of what it would have
been. If R is a 0, your circuit should move on to the next number
in its sequence.
part3
For part 3, add an input bit to your circuit from part 1 (NOT
to your circuit from part 2) called U (for up). If U is a 1,
your circuit should count up through the sequence of multiples of 3
as normal. If U is a 0, your circuit should
count down through the sequence of multiples of 3
(0, 15, 12, ..., 6, 3, 0, 15, 12...).
part1 It should have no inputs and four input wires consolidated by a splitter into one...
Design a combinational circuit design that given a four-bit number as the input outputs an 8-bit number that represents the nth Fibonacci number in the sequence. For instance, if the input is 0001, the output should be the second number in the Fibonacci sequence. The Fibonacci series looks like the following: 0, 1, 1, 2, 3, 5, 8, 13, and so on. The first two numbers in the sequence are always 0 and 1. However, after that, you must add...
Digital Logic Design Design a 0-9 counter using four D flip flops. The counter should run on the SCLK output of the clock divider. It should have a four-bit binary output that increments from 0 to 9 one step on each clock cycle. When it reaches the value of 9, it should restart a 0 on the next clock cycle. Hint: consider using D flip flops with a reset input and using logic to reset the flip flops when the...
please answer the following? used 2. (10 points) Design a sequential circuit, which has the potential of being combinational lock" if the number of inputs is expanded. The circuit has four inputs, labelet as reset, codeo, codel, and code2, and one output, labeled as match. Binary bits are coming to the four inputs sequentially, one bit at a time for each clock cycle. After reset - 1 for one clock cycle, the circuit searches for the first occurrence of the...
A sequential circuit has one input (X), a clock input (CLK), and two outputs (S and V). X, S and V are all one-bit signals. X represents a 4-bit binary number N, which is input least significant bit first. S represents a 4-bit binary number equal to N + 3, which is output least significant bit first. At the time the fourth input occurs, V = 1 if N + 3 is too large to be represented by 4 bits;...
17. The 74195 in Figure 17 is a synchronous load, 4-bit parallel-access shift register. For this exercise, the input data is loaded at the first active clock edge. (12 pts) 74195 DSTM2 SH/LD 2 15 QC DSTMI 10 CLK CLR Figure 17 Use the circuit of Figure 17 to answer the following questions: a. Is this a ring counter or a Johnson counter? (2 pts) b. How many different states are available? (2 pts) Draw the timing diagram (four clock...
Finite state machine (FSM) counter design: Gray codes have a useful property in that consecutive numbers differ in only a single bit position. Table 1 lists a 3-bit modulo 8 Gray code representing the numbers 0 to 7. Design a 3-bit modulo 8 Gray code counter FSM. a) First design and sketch a 3-bit modulo 8 Gray code counter FSM with no inputs and three outputs, the 3-bit signal Q2:0. (A modulo N counter counts from 0 to N −...
please solve the question completely and show the steps ... thumb up will be given (5 points each) [CO: 6] a. If RO and R1 are both 16-bit serial shift registers, each with a single serial input (S_IN) and a single serial output (S_OUT), clock and reset. Design using RO and Rl additional logic, a circuit that would store the output S_OUT of either RO or Rl into a D-FF based on input CH. If CH is 0, S OUT...
part c Problem 3 [10 points a) (5 points) Construct a circuit that takes as input a 3-bit number X-XXXo and increments it by one. L.e. if the input is 101 the output should be 110. Use only half adders. b) Construct a circuit that takes as input a 3-bit number X-XXxo and decrements it by one 1. (5 points) Show the truth table of the circuit. Then use a decoder and additional gates to implement it. So Ys Y2...
a) (5 marks) Explain the difference between a latch, a gated latch and a flip flop. b) (5 marks) A gated SR latch has the following schematic diagram CLK a) Draw a timing diagram showing the Q and Q outputs for the following sequence of inputs: CLK R Assume that the initial state of the outputs is Q 0 and Q 1 c) (5 marks) Draw a schematic diagram for a rising edge-triggered master-slave D flip- flop built using two...
Question 4 State Machines (25 marks) a. (5 marks) A 3-bit Gray code counter advances on positive clock edges and generates outputs in the sequence: 000, 001, 011, 010, 110, 111, 101, 100. Draw the assigned state table for a state machine implementing this counter. b. (10 marks) For the Gray code counter in part a, derive (unoptimised) equations for the next state as a function of the current state. c. (10 marks) Consider the following sequence detector. In each...