Question

Q1) If R0 and R1 are both 16-bit serial shift registers, each with a single serial input (S_IN) and a single serial output (S_OUT), clock and reset. Design using R0 and R1 additional logic, a circuit that would store the output S_OUT of either R0 or R1 into a D-FF based on input CH. If CH is 0, S OUT of R0 will be stored in the D-FF (at the edge of the clock) and if CH is 1, S_OUT of RI will be stored in the D-FF (at the edge of the clock). Show all connections.

Q2) Draw a 2-Bit ripple counter using T-FFs. Label the FF outputs C1C0, where C1 is the most significant bit. Make sure you appropriately and clearly label all inputs/outputs, CLK, reset, etc.

Q3) Design a 2-bit synchronous binary counter that counts-down when the input D=1 and counts up when D=0 (no need to draw the circuit, only derive the flip-flop equations).

please solve the question completely and show the steps ... thumb up will be given

Answer 1

Given Ro, RI a16 bfl Serlal shift se wilh Scial nput (S and oulput(S-OUT hese oufputs fom each ShiR cgstess are o弋ese,Ropope.rta oEos?tive -k Aseavne edge trfgewng clock SDUT lock rese PFF Leset Mox CLK output RI shit egisiee S-out S TN circuit diagram c咯8esfoned 6lock e Co

which ae deed m Lt stale table

co CLSß (msa) pCtK. e.

*t has &nput o' and fes operates în up ldoun o ac up Counter 2 bie Counte ave autputs ony and hven fh síale dliaghavm 'The State PosstoLo States ane u-poM resel lf state d?a안의am The Stale are mothing^ lt oututs Counter

-* State table ( o CD (2) o C7) 0