The CMOS folded cascode amplifier of Figure 13.17 is to be designed to provide a differential voltage gain of 25,000. The maximum power dissipated in the circuit is to be limited to 3 mW. Assume transistor parameters as described in Problem 13.43, except the relation between NMOS and PMOS width-to-length ratios need not be maintained.
We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.